#### **Refine Search**

#### Search Results -

Terms	
(327/266   327/287   365,63,189.01,189.05,230.01,230.08,205/   710/100   710/300   710/305   711/100   711/103   712/33   713/501).ccls.	5832
/11/100  /11/103  /12/33  /13/301).ccis.	

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database


US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

1		2,000
		Ž









#### Search History

DATE: Tuesday, February 08, 2005 Printable Copy Create Case

Set Name Query side by side

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

 $\underline{L1} \quad 710/100, 300, 305; 365, 63, 189.01, 189.05, 230.01, 230.08, 205; 713/501; 711/100, 103; 712/33; 327/266$ 

**END OF SEARCH HISTORY** 

#### **Refine Search**

#### Search Results -


Terms	Documents	
L1 and L2	2	

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:











#### **Search History**

DATE: Tuesday, February 08, 2005 Printable Copy Create Case

Set

Name Query

side by side


DB=PGPB, USPT, USOC; PLUR=YES; OP=OR


**L3** 11 and L2

<u>L2</u> "helper flip flop" or "helper flip-flop"

 $\underline{L1} \quad 710/100,300,305;365,63,189.01,189.05,230.01,230.08,205;713/501;711/100,103;712/33;327/266$ 

**END OF SEARCH HISTORY** 





IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs



Welcome **United States Patent and Trademark Office** FAQ Terms IEEE Peer Review **Quick Links**  $\Box$ Welcome to IEEE Xplores Your search matched 0 of 1117582 documents. O- Home A maximum of 500 results are displayed, 15 to a page, sorted by Relevance — What Can Descending order. I Access? ( )- Log-out Refine This Search: You may refine your search by editing the current search expression or entering **Tables of Contents** new one in the text box. )- Journals (first bus) and (second bus)<and>speed and width Search & Magazines ☐ Check to search within this result set Conference **Proceedings Results Key:** ( )- Standards **JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard Search By Author ( )- Basic **Results:** O- Advanced No documents matched your query. O- CrossRef Member Services O- Join IEEE O- Establish IEEE Web Account Access the **IEEE Member** Digital Library IEEE Enterprise C - Access the **IEEE Enterprise** File Cabinet

Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

h eee e eee g e ch e ch e

b

f

ec

IEEE HOME I SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs



IEEE /	Welcome United States Patent and Trademark Office	2		
Help FAQ Terms IE	EEE Peer Review Quick Links	» Se		
Welcome to IEEE Xplore®				
O- Home O- What Can I Access?	Your search matched 2 of 1117582 documents.  A maximum of 500 results are displayed, 15 to a page, sorted by Rele  Descending order.	evance		
C- Log-out	Refine This Search:			
Tables of Contents	You may refine your search by editing the current search expression or new one in the text box.	r enterii		
O- Journals & Magazines	bus and speed and width and amplifier Search			
Conference Proceedings	☐ Check to search within this result set			
O- Standards	Results Key:  JNL = Journal or Magazine CNF = Conference STD = Standard			
Search				
O- By Author O- Basic O- Advanced O- CrossRef	1 A low power and high speed data transfer scheme with asynch compressed pulse width modulation for AS-memory Yamauchi, T.; Morooka, Y.; Ozaki, H.; VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on, 1995			
Member Services	Pages:27 - 28			
O- Join IEEE	[Abstract] [PDF Full-Text (188 KB)] IEEE CNF			
O- Establish IEEE Web Account  O- Access the IEEE Member Digital Library  O- Establish IEEE Web Account  2 A low power and high speed data transfer scheme with asynchrone compressed pulse width modulation for AS-Memory Yamauchi, T.; Morooka, Y.; Ozaki, H.; Solid-State Circuits, IEEE Journal of, Volume: 31, Issue: 4, April 1996				
IEEE Enterprise	Pages: 523 - 530			
O- Access the IEEE Enterprise File Cabinet	[Abstract] [PDF Full-Text (1128 KB)] IEEE JNL			

Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Publications/Services Standards Conferences Careers/Jobs

**United States Patent and Trademark Office** Welcome

> 1 Million Documents
> 1 Million Users LEEE Xplore®

» ABSTRACT PLUS And Growling

Welcome to IEEE Xplares

FAQ Terms IEEE Peer Review

**Quick Links** 

O- What Can I Access? → Home

Search Results [PDF FULL-TEXT 188 KB]

NEXT DOWNLOAD CITATION

Request Permissions
RIGHTSLINKS

O Log-out

# Tables of Contents

- Conference Proceedings Journals& Magazines
- Standards

## Search

- O By Author O Basic
- Advanced
- CrossRef

# Member Services

- O Join IEEE
- C Establish IEEE Web Account
- Access the IEEE Member Digital Library

IEEE Enterprise

asynchronous compressed pulse width modulation for AS-A low power and high speed data transfer scheme with memory

Yamauchi, T. Morooka, Y. Ozaki, H.

ULSI Lab., Mitsubishi Electr. Corp., Itami, Japan;

This paper appears in: VLSI Circuits, 1995. Digest of Technical Papers., 1995

Symposium on

Meeting Date: 06/08/1995 - 06/10/1995

Publication Date: 8-10 June 1995

Location: Kyoto Japan

On page(s): 27 - 28

Reference Cited: 2

Inspec Accession Number: 5212052

## Abstract:

bus. The AGC amplifier achieves a fast data output while reducing by 1/3 the standby PWM) technique and an automatic gain controlled (AGC) amplifier. The maximum bit bus of an AS-Memory using the asynchronous compressed pulse width modulation (ACcurrent. The proposed architecture is a key advance in the future development of ASrate per bus of AC-PWM increases by 12 times that of the conventional 100MHz data We propose a high speed and low power data transfer scheme for the wide internal data

eee

be

ဂ ര

O Access the IEEE Enterprise File Cabinet

**Memories** 

Print Format

**Index Terms:** 

application specific integrated circuits automatic gain control differential amplifiers integrated controlled amplifier internal data bus amplifier AS-memory asynchronous compressed pulse width modulation memory circuits memory architecture pulse width modulation system buses AC-PWM AGC low power high speed data transfer automatic gain

# Documents that cite this document

Select link to view other documents in the database that cite this one.

Search Results [PDF FULL-TEXT 188 KB] NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

þe

a

be

Een Wen Hous William Halp

protocol comprises an asynchronous request signal from the first bus requesting a data transfer and an asynchronous reply signal from the second bus indicating that data has been sent or is available.

Brief Summary Text - BSTX (16):

To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described, the invention provides for a bus interface system in communication with first and second computer components, comprising a <u>first bus</u> associated with the first component, the <u>first bus</u> having a first characteristic <u>speed</u>, data <u>width</u>, and protocol; a <u>second bus</u> associated with the second component, the <u>second bus</u> having a second characteristic <u>speed</u>, data <u>width</u>, and protocol, wherein at least one of the second characteristics is different from the first characteristics; a first state machine communicating with the <u>first bus</u>; a second state machine communicating with the second bus; and data storage means associated with the first and <u>second buses</u>, the first and second state machines being in selective communication using an asynchronous handshaking protocol, whereby data is transferred between the first and <u>second buses</u>.

Brief Summary Text - BSTX (17):


In another aspect, the invention provides for a method of asynchronous dual bus conversion using first and second state machines for a computer system having a first bus having a first characteristic speed, data width, and protocol, and a second bus having a second characteristic speed, data width, and protocol, wherein at least one of the second characteristics is different than the first characteristics, the method comprising the steps of: storing data to be transferred in a data storage means; initiating an asynchronous request signal by the first state machine in communication with the first bus, having a format comprising the first characteristics, thereby requesting that data in the data storage means be transferred; and initiating an asynchronous reply signal by the second state machine in communication with the second bus, having a format comprising the second characteristics, thereby signalling that the data has been sent or is available.


Drawing Description Text - DRTX (6):

FIG. 4 is logic diagram of clocked  $\underline{\text{flip-flops}}$  for use with the asynchronous signals of the present invention.

Detailed Description Text - DETX (17):

One way to eliminate the metastability problem is through the use of clocked D <u>flip-flops</u>. In a D <u>flip-flop</u>, the output is equal to the value of the stored state inside the element. The output of a <u>flip-flop</u> changes only an a clock





#### First Hit Fwd Refs

#### <u>Previous Doc</u> <u>Next Doc</u> <u>Go to Doc#</u>



File: USPT

L7: Entry 68 of 69

Jun 28, 1994

DOCUMENT-IDENTIFIER: US 5325330 A

TITLE: Memory circuit with foreshortened data output signal

#### <u>Drawing Description Text</u> (10):

FIG. 9 is a schematic diagram of a  $\frac{\text{helper flip flop}}{\text{flop}}$  included in an alternate embodiment of the sense amplifiers of the memory device shown in FIG. 1.

#### Detailed Description Text (19):

Prior to coupling to the data output buffer, the signals on the IO lines are amplified. Two circuits for such amplification will be discussed. The first is called a DC sense amplifier and is similar to an analog differential amplifier (FIG. 5). The second is a bistable circuit called a helper flip flop (FIG. 9).

#### Detailed Description Text (41):

FIG. 9 is a schematic diagram of <u>helper flip flop</u> 500 included in an alternate embodiment of sense amplifiers 22 shown in FIG. 1. <u>Helper flip flop</u> 500 is used in place of DC sense amplifier 270 shown in FIG. 5. DC sense amplifier 270, in some applications will operate at increased power dissipation compared to <u>helper flip</u> flop 500.

#### Detailed Description Text (42):

Outputs of helper flip flop 500 are coupled to global IO lines 128 and 130 shown on FIG. 3 or, alternatively, lines 462 and 464 shown on FIG. 8. FET 510 equilibrates lines 520 and 522. Thus, at the initiation of a read operation, GIO1 and GIO2 have matching signal levels. IO signals 262 and 266 representing data read from an addressed memory cell (shown also on FIG. 4) are gated through FETs 502 and 504 respectively at a time determined by a fixed delay from the falling edge of RAS\*. Global IO signals GIO1 and GIO2 on lines 520 and 522 separate as soon as crosscoupled FETs 506 and 508 attain a stable state matching the state of IO lines 262 and 266.

#### <u>Detailed Description Text</u> (43):

As described above, <u>helper flip flop</u> 500 depends for operation on delay circuitry driven from RAS\*. The access time of a memory device employing <u>helper flip flop</u> 500 depends on a predetermined worst case calculation of when data on IO lines 262 and 266 is valid from any addressed cell. In contrast, in a memory device employing DC sense amplifier 270, the access time depends on a measurable condition of validity signified directly by IO lines 262 and 266 for the particular cell addressed to be read.

First Hit

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Pritoû

L7: Entry 1 of 69

File: PGPB

Sep 9, 2004

PGPUB-DOCUMENT-NUMBER: 20040177208

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040177208 A1

TITLE: Reduced data line pre-fetch scheme

PUBLICATION-DATE: September 9, 2004

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

Merritt, Todd A.

Boise

ID

US

Morgan, Donald M.

Meridian

ID

US

APPL-NO: 10/ 773074 [PALM] DATE FILED: February 5, 2004

#### RELATED-US-APPL-DATA:

Application 10/773074 is a division-of US application 09/652390, filed August 31, 2000, US Patent No. 6704828

INT-CL: [07] <u>G06</u> <u>F</u> 13/14

US-CL-PUBLISHED: 710/305 US-CL-CURRENT: 710/305

REPRESENTATIVE-FIGURES: 2

#### ABSTRACT:

A data amplifier configured to allow for fewer data lines and/or increased processing speeds. Specifically, multiple helper flip-flops are used to prefetch data in a data amplifier. The helper flip-flops are configured to latch one or two of the data bits from a 4-bit prefetch in an alternating periodic fashion, thereby necessitating fewer data lines. Alternatively, the number of data lines can be maintained and faster bus processing speeds may be realized.

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] The present application is a divisional of U.S. application Ser. No. 09/652,390, filed on Aug. 31, 2000.

Previous Doc

Next Doc

Go to Doc#

### First Hit Fwd Refs Previous Doc Next Doc Go to Doc# Generate Collection Print

L7: Entry 68 of 69 File: USPT Jun 28, 1994

DOCUMENT-IDENTIFIER: US 5325330 A

TITLE: Memory circuit with foreshortened data output signal

#### <u>Drawing Description Text</u> (10):

FIG. 9 is a schematic diagram of a <u>helper flip flop</u> included in an alternate embodiment of the sense amplifiers of the memory device shown in FIG. 1.

#### <u>Detailed Description Text</u> (19):

Prior to coupling to the data output buffer, the signals on the IO lines are amplified. Two circuits for such amplification will be discussed. The first is called a DC sense amplifier and is similar to an analog differential amplifier (FIG. 5). The second is a bistable circuit called a helper\_flip flop (FIG. 9).

#### Detailed Description Text (41):

FIG. 9 is a schematic diagram of <u>helper flip flop</u> 500 included in an alternate embodiment of sense amplifiers 22 shown in FIG. 1. <u>Helper flip flop</u> 500 is used in place of DC sense amplifier 270 shown in FIG. 5. DC sense amplifier 270, in some applications will operate at increased power dissipation compared to <u>helper flip flop</u> 500.

#### Detailed Description Text (42):

Outputs of helper flip flop 500 are coupled to global IO lines 128 and 130 shown on FIG. 3 or, alternatively, lines 462 and 464 shown on FIG. 8. FET 510 equilibrates lines 520 and 522. Thus, at the initiation of a read operation, GIO1 and GIO2 have matching signal levels. IO signals 262 and 266 representing data read from an addressed memory cell (shown also on FIG. 4) are gated through FETs 502 and 504 respectively at a time determined by a fixed delay from the falling edge of RAS\*. Global IO signals GIO1 and GIO2 on lines 520 and 522 separate as soon as crosscoupled FETs 506 and 508 attain a stable state matching the state of IO lines 262 and 266.

#### <u>Detailed Description Text</u> (43):

As described above, <u>helper flip flop</u> 500 depends for operation on delay circuitry driven from RAS\*. The access time of a memory device employing <u>helper flip flop</u> 500 depends on a predetermined worst case calculation of when data on IO lines 262 and 266 is valid from any addressed cell. In contrast, in a memory device employing DC sense amplifier 270, the access time depends on a measurable condition of validity signified directly by IO lines 262 and 266 for the particular cell addressed to be read.

## First Hit Fwd Refs Previous Doc Next Doc Go to Doc# Generate Collection Print

L7: Entry 68 of 69 File: USPT Jun 28, 1994

US-PAT-NO: 5325330

DOCUMENT-IDENTIFIER: US 5325330 A

TITLE: Memory circuit with foreshortened data output signal

DATE-ISSUED: June 28, 1994

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Morgan; Donald M. Boise ID

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Micron Semiconductor, Inc. Boise ID 02

APPL-NO: 08/ 017095 [PALM]
DATE FILED: February 11, 1993

INT-CL: [05] G11C 7/00

US-CL-ISSUED: 365/189.05; 365/189.31, 365/203, 365/230.01 US-CL-CURRENT: 365/189.05; 365/189.01, 365/203, 365/230.01

Search Selected

FIELD-OF-SEARCH: 365/189.05, 365/233.5, 365/230.08, 365/230.06, 365/189.01,

365/205, 365/189.11, 365/203

PRIOR-ART-DISCLOSED:

#### U.S. PATENT DOCUMENTS

Search ALL

•.			
PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4649522	March 1987	Kirsch	365/189
<u>4849935</u>	July 1989	Miyazawa	365/189.05
4894803	January 1990	Azaki	365/189.11
4953130	August 1990	Houston	365/203
<u>5027326</u>	June 1991	Jones	365/221
5088065	February 1992	Hanamura	365/202
<u>5245573</u>	September 1993 `	Nakaoka	365/189.05

ART-UNIT: 251

PRIMARY-EXAMINER: LaRoche; Eugene R.

ASSISTANT-EXAMINER: Nguyen; Tan

ATTY-AGENT-FIRM: Bachand; William R.

#### ABSTRACT:

A memory device output buffer circuit provides an output data signal only when data is valid. According to the present invention, the circuit for a memory read function provides a pair of signals equilibrated prior to each read operation. Data is valid when the signals are complementary. For a tristate output, the complementary condition enables the output buffer. In a semiconductor dynamic random access memory (DRAM) connectable to a bidirectional data bus, the three-state output buffer of the present invention is not enabled during a read operation until data is valid. Spurious output data signals are prevented from consuming power. As an additional benefit, the bus is not dedicated to the memory when valid data is not yet available.

20 Claims, 9 Drawing figures

First Hit Fwd Refs

Previous Doc Next Doc Go to Doc#

Cenerate Collection Print

L10: Entry 11 of 18

File: USPT

Jul 2, 2002

DOCUMENT-IDENTIFIER: US 6414904 B2

TITLE: Two channel memory system having shared control and address bus and memory

modules used therefor

#### Abstract Text (1):

A memory system, which can improve the operation speed of a data bus and is suitable for widening bandwidth by extending the width of the data bus, and memory modules used for the memory system are provided. In the memory system, data buses of a first channel and data buses of a second channel are extended from a memory controller and are arranged on the left and right of a common control and address bus, respectively. Memory modules of a first group are loaded in the data buses of the first channel and memory modules of a second group are loaded in the data buses of the second channel. Also, in the memory system, the memory modules share the common control and address bus positioned in the center. Also, the memory modules are arranged so that some parts of the memory modules overlap each other and that the memory modules of the first group and the memory modules of the second group cross each other. Each of the memory modules includes a plurality of memory devices mounted on the memory module, a signal input and output portion positioned on a side of the memory module, the signal input and output portion for connecting the memory module to a connector on a system board, a buffer mounted on the memory module, and a control and address bus connected between the signal input and output portion and the buffer. The memory devices are sequentially connected to the output line of the buffer so that a signal that passed through the control and address bus is input to the respective memory devices at time intervals through the buffer.

ge

First Hit Fwd Refs Previous Doc Next Doc Go to Doc#

Generate Collection Print

L10: Entry 11 of 18 File: USPT Jul 2, 2002

US-PAT-NO: 6414904

DOCUMENT-IDENTIFIER: US 6414904 B2

TITLE: Two channel memory system having shared control and address bus and memory

modules used therefor

DATE-ISSUED: July 2, 2002

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

So; Byung-se Sungnam KR
Park; Myun-joo Incheon KR
Lee; Sang-won Gunpo KR

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Samsung Electronics Co., Ltd. KR 03

APPL-NO: 09/ 777547 [PALM]
DATE FILED: February 6, 2001

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO APPL-DATE

KR 00-37399 June 30, 2000

INT-CL: [07] <u>G11</u> <u>C</u> <u>8/00</u>

US-CL-ISSUED: 365/239; 365/189.04, 711/127 US-CL-CURRENT: 365/239; 365/189.04, 711/127

FIELD-OF-SEARCH: 365/51, 365/63, 365/230.05, 365/189.04, 365/189.08, 365/239,

365/230.09, 711/5, 711/127

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

#### Seron Selected Seron ALL Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<u>5367632</u>	November 1994	Bowen et al.	395/194
5479624	December 1995	Lee	395/401
5490253	February 1996	Laha et al.	395/304

<u>5860080</u>	January 1999	James et al.	711/4
6016282	January 2000	Keeth	365/233
6128748	October 2000	MacWilliams et al.	713/401
<u>6334159</u>	December 2001	Haupt	710/6

ART-UNIT: 2824

PRIMARY-EXAMINER: Elms; Richard

ASSISTANT-EXAMINER: Nguyen; Hien

ATTY-AGENT-FIRM: Mills & Onello LLP

#### ABSTRACT:

A memory system, which can improve the operation speed of a data bus and is suitable for widening bandwidth by extending the width of the data bus, and memory modules used for the memory system are provided. In the memory system, data buses of a first channel and data buses of a second channel are extended from a memory controller and are arranged on the left and right of a common control and address bus, respectively. Memory modules of a first group are loaded in the data buses of the first channel and memory modules of a second group are loaded in the data buses of the second channel. Also, in the memory system, the memory modules share the common control and address bus positioned in the center. Also, the memory modules are arranged so that some parts of the memory modules overlap each other and that the memory modules of the first group and the memory modules of the second group cross each other. Each of the memory modules includes a plurality of memory devices mounted on the memory module, a signal input and output portion positioned on a side of the memory module, the signal input and output portion for connecting the memory module to a connector on a system board, a buffer mounted on the memory module, and a control and address bus connected between the signal input and output portion and the buffer. The memory devices are sequentially connected to the output line of the buffer so that a signal that passed through the control and address bus is input to the respective memory devices at time intervals through the buffer.

24 Claims, 5 Drawing figures

First Hit Fwd Refs Previous Doc Next Doc

Generate Collection Print

L20: Entry 26 of 30

File: USPT

Go to Doc#

Sep 24, 1996

DOCUMENT-IDENTIFIER: US 5559969 A

\*\* See image for <u>Certificate of Correction</u> \*\*

TITLE: Method and apparatus for efficiently interfacing variable width data streams

to a fixed width memory

#### Brief Summary Text (22):

A number of memory devices may be coupled together via a <u>second bus</u>. The <u>second bus</u> may operate at a lower <u>speed than the first bus</u> such that slower memory accesses may be made over the <u>second bus</u>. As stated above, typical memory devices may not operate at the same <u>speed</u> as high <u>speed</u> processor devices. In the exemplary embodiment, the <u>first bus</u> may operate at twice the frequency of the <u>second bus</u>. To compensate for this frequency differential, it is contemplated that the <u>second bus</u> may have a data <u>width</u> that is twice as wide as the <u>first bus</u>. The significance of the <u>speed/width</u> relationship between the <u>first bus</u> and the <u>second bus</u> will be discussed further infra. It is contemplated that other <u>speed/width</u> ratios fall within the scope of the present invention.

First Hit Fwd Refs

Previous Doc

Next Doc

Go to Doc#

**Cenerate Collection** Print

L20: Entry 26 of 30

File: USPT

Sep 24, 1996

US-PAT-NO: 5559969

DOCUMENT-IDENTIFIER: US 5559969 A

\*\* See image for Certificate of Correction \*\*

TITLE: Method and apparatus for efficiently interfacing variable width data streams

to a fixed width memory

DATE-ISSUED: September 24, 1996

INVENTOR-INFORMATION:

NAME

CITY

STATE

ZIP CODE

COUNTRY

Jennings; Kevin F.

Novi ΜI

ASSIGNEE-INFORMATION:

NAME

CITY

STATE ZIP CODE COUNTRY

TYPE CODE

Unisys Corporation

Blue Bell

02

APPL-NO: 08/ 287880 DATE FILED: August 9, 1994

#### PARENT-CASE:

CROSS REFERENCE TO CO-PENDING APPLICATIONS The present application is related to U.S. patent application Ser. No. 08/287,878, filed Aug. 9, 1994, entitled "Method and Apparatus for High Speed Efficient Bi-Directional Communication Between Multiple Processors Over a Common Bus", and U.S. patent application Ser. No. 08/287,879, filed Aug. 9, 1994, now U.S. Pat. No. 5,517,504, entitled "Method and Apparatus for High-Speed Implementation of Scaling, Dithering, and Data Remapping Operations with a Single Processor", both assigned to the assignee of the present invention and both incorporated herein by reference.

INT-CL:  $[06] \underline{G06} \underline{F} \underline{13}/\underline{38}$ 

US-CL-ISSUED: 395/307; 395/306

US-CL-CURRENT: 710/307

FIELD-OF-SEARCH: 395/307, 395/306

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

PAT-NO

ISSUE-DATE

PATENTEE-NAME

US-CL

П 4309754 January 1982

Dinwiddie, Jr.

395/307

-				
	4595911	June 1986	Kregness et al.	340/347
	4716527	December 1987	Graciotti	395/307
	4860198	August 1989	Takenaka	395/307
	4878166	October 1989	Johnson et al.	395/307
	<u>5195185</u>	March 1993	Marenin	395/325
	<u>5202966</u>	April 1993	Woodson	395/325
	5255374	October 1993	Aldereguia et al.	395/307
	5255375	October 1993	Crook et al.	395/325
	5255378	October 1993	Crawford et al.	395/307
	5388227	February 1995	McFarland	395/307

ART-UNIT: 235

PRIMARY-EXAMINER: Harvey; Jack B.

ASSISTANT-EXAMINER: Wiley; David A.

ATTY-AGENT-FIRM: Nawrocki, Rooney & Sivertson, P.A.

#### ABSTRACT:

An apparatus for and method of providing a system whereby a number of processors may communicate with a memory device and wherein the memory device may operate at a slower speed without substantially reducing the band pass of the computer system. Further, one or more of the processors may have a different data word width from the other processors and from the memory device. The present invention may minimize the amount of wasted memory bits contained therein by concatenating data words such that the resulting data word substantially matches the word width of the memory device. The present invention further allows predefined portions of a data word to be placed in an order and concatenated with predefined portions of the same data word or with predefined portions of other data words. A number of predetermined formats define the selection and the order that the predefined portions may be placed. Various formats are contemplated and are described herein.

62 Claims, 11 Drawing figures

#### **Hit List**

Clear Cenerate Collection Print Fwd Refs Blawd Refs

Cenerate OACS

Search Results - Record(s) 1 through 2 of 2 returned.

☐ 1. Document ID: US 20040177208 A1

Using default format because multiple data bases are involved.

L3: Entry 1 of 2

File: PGPB

Sep 9, 2004

PGPUB-DOCUMENT-NUMBER: 20040177208

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040177208 A1

TITLE: Reduced data line pre-fetch scheme


PUBLICATION-DATE: September 9, 2004

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Merritt, Todd A. Boise ID US Morgan, Donald M. Meridian ID US

US-CL-CURRENT: <u>710/305</u>




US-PAT-NO: 6704828

DOCUMENT-IDENTIFIER: US 6704828 B1

TITLE: System and method for implementing data pre-fetch having reduced data lines

and/or higher data rates



h eb b g ee ef b e

Display Format: - Change Format

Previous Page Next Page Go to Doc#

e

ef

#### First Hit Fwd Refs

Previous Doc Next Doc Go to Doc#

#### **End of Result Set**

Generate Collection Print

L1: Entry 1 of 1

File: USPT

Mar 9, 2004

US-PAT-NO: 6704828

DOCUMENT-IDENTIFIER: US 6704828 B1

TITLE: System and method for implementing data pre-fetch having reduced data lines

and/or higher data rates

DATE-ISSUED: March 9, 2004

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Merritt; Todd A. Boise ID Morgan; Donald M. Meridian ID

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Micron Technology, Inc. Boise ID 02

APPL-NO: 09/ 652390 [PALM]
DATE FILED: August 31, 2000

INT-CL: [07]  $\underline{G06}$   $\underline{F}$   $\underline{13/38}$ ,  $\underline{G06}$   $\underline{F}$   $\underline{13/40}$ ,  $\underline{G06}$   $\underline{F}$   $\underline{12/00}$ ,  $\underline{G11}$   $\underline{C}$   $\underline{5/06}$ 

Search Salected

US-CL-ISSUED: 710/305; 710/300, 711/100, 712/33, 365/63 US-CL-CURRENT: 710/305; 365/63, 710/300, 711/100, 712/33

FIELD-OF-SEARCH: 710/100, 710/300, 710/305, 365/63, 365/189.01, 365/230.01, 365/230.08, 365/205, 330/3, 713/501, 711/100, 711/103, 712/33, 327/266, 327/287

PRIOR-ART-DISCLOSED:

#### U.S. PATENT DOCUMENTS

Search ALL

#### PAT-NO ISSUE-DATE PATENTEE-NAME US-CL 4014006 March 1977 Sorensen et al. <u>4947373</u> August 1990 Yamaguchi et al. 5006980 April 1991 Sanders et al. October 1995 <u>5463582</u> Kobayashi et al. 6026050 February 2000 Baker et al. December 2000 Vo et al. 6166942

ART-UNIT: 2181

PRIMARY-EXAMINER: Ray; Gopal C.

ATTY-AGENT-FIRM: Fletcher Yoder

#### ABSTRACT:

A method and apparatus for reducing the number of data read lines needed in a memory device. Specifically, multiple helper flip-flops are used to prefetch data in a memory device. The helper flip-flops are configured to latch one or two of the data bits from a 4-bit prefetch in an alternating periodic fashion, thereby necessitating fewer data lines.

18 Claims, 7 Drawing figures